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    Because of the generality of 
high-frequency circuits , and rise and 
development of delay-locked loops in 
recent year , it is more than phase-locked 
loops in the method of improvement of 
clock-skew , delay-locked loops which 
have a property of fast-lock will also be 
included . In addition , the increase in the 
range of operating frequency will make 
the design of analog delay-locked loops 
more complex .Therefore , we bring up 
study of methods making rise for 
operating frequency of digital sub-blocks 
in analog delay-locked loops . The goal of 
this project is to design a wide-range 
analog delay-locked loops . The analog 
delay-locked loops contain phase detect , 
charge pump , loop filter , 
voltage-controlled delay line , frequency 
voltage converter , analog digital 
converter . 
    
    The another important part of this 
project is to bring up ideas of digital 
delay-locked loops and analog 
delay-locked loops provided from 
reference . We will plan to introduce the 
advantage of opinion of delay-locked 
loops provided from reference , so that we 
can increase the operating frequency of 
analog delay-locked loops . Moreover , 
this project will bring up sub-blocks 
consisted of frequency voltage converter 
and analog digital converter within analog 
delay-locked loops first , and take into 
account the non-ideal properties of phase 
detect , charge pump , loop filter , 
voltage-controlled delay line , within the 
design for wide-range delay lock loops . 
Above will make guesses of non-decided 
interference have big degree of accuracy 
within entire circuits . 
 
    Finally , this project will discuss 
methods improving the non-ideal 
properties of circuits deeply more , and 
think deeply for limits of use . The 
methods improving the non-ideal 
properties of circuits will combine with 
wide-range delay lock loops bringing up 
form this project to obtain better 
properties of circuits . This project will 
extend the concept of analog delay line 
controlled by digital sub-blocks , and take 
into account advantages and defects . By 
the realization of this project , we will 
provide a structure that is non-ambiguous 
and is easy to understand . Not only the 
discussion of digital delay-locked loops 
and analog delay-lock loops will give a 
hand for design in the future , but also 
provide important referrals for research 
and study of delay-locked loop in the 
future . 
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test_out ? out_clk ?????????
? out_clk? Jitter????? ????? 
Peak-to-peak ? Jitter????? 75.0ps?





























Peak-Peak Jitter 55ps @ 70MHz75ps @ 200MHz
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